
Physical Design Engineer to support RTL2GDS2 implementation flow and physical design verification for SerDes/UCIe IP and test chips. Experience in physical implementation and EDA tools, RTL-Design in Verilog or System Verilog, and scripting in TCL required.